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ABSTRACT

Disclosed are two terminal bistable memory cells having
least two high-spin polarization magnetic material junctions
which are separated from one another by electron trap site
defect containing insulator. The two terminal bistable
memory cells demonstrate stable, low current readable,
hysteretic resistance states which are set by the flow of a
relatively high, (eg. a milliamp or less), plus or minus
polarity D.C. current therethrough, which resistance is
monitored by lower magnitude A.C. or D.C. current flow
therethrough. Preferred cells have at least one Cr02/Cr203/
CrO, sequence but typically have multiple Cr021Cr2031
CrO, sequences in series.

211992 Matthews ...................... 36519
511997 Moodera et al. ............ 3651158

5 Claims, 5 Drawing Sheets
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87, No. 9, (May 2000), which describes fabrication of
double tunnel junctions which comprise a central ferromagnetic layer prepared by alternate sputter deposition of C O , ~ P ~and
, ~ A1203. Where said ferromagnetic
layer has top and bottom electrodes made of FeCo
5
applied thereto, room temperature Tunnel MagnetoreThis Application Claims benefit of Provisional Applicasistance
of 20% was achieved.
tion Serial No. 601290,151; Filed May 11, 2001.
"Exchange-based Magnetic Tunnel Junctions and AppliTECHNICAL AREA
cation to Nonvolatile Magnetic Random Access
Memory", Parkin et al., J. Appl. Phys., Vol. 85, No. 8,
lo
The disclosed invention relates to memory devices and
(April 1999), describes tunnel junctions comprising
more particularly to two terminal bistable memory cells
two ferromagnetic layers separated by an insulating
which comprise at least two high-spin polarization magnetic
tunnel barrier. Switching between magnetoresistance
material junctions, said junctions being separated from one
states is shown as achieved by application of a magnetic field.
another by insulator, said insulator typically containing trap
sites; said two terminal bistable memory cell demonstrating l5 "Ultrahigh Density Vertical Magnetoresistive Random
Access Memory", Jian-Gang Zhu et al., J. Appl. Phys.,
two stable, low A.C. or D.C. current readable, hysteretic
Vol. 87, No. 9, (May 2000), mentions a ring shaped
resistance states which are set by the flow of a relatively
vertical magnetoresistive random access memory comhigher plus or minus D.C. polarity current therethrough.
prised of magnetic tunneling junctions.
Preferred cells each comprise at least one sequence of:
20
Cr02/Cr203/Cr02.
"Spin Dependent Tunneling Devices Fabricated for Magnetic Random Access Memory Applications Using
BACKGROUND
Latching Mode", Wang et al., J. App. Phys., Vol. 87,
No. 9 (May 2000); describes Spin Dependent TunnelState of the art electronic devices include, for instance,
ing Junctions comprising: NiFeCo/A1203/CoFe/IrMn
three terminal Complementary Metal Oxide Semiconductor 25
formed by rf diode sputtering.
(CMOS) devices which provide fan-in and fan-out
Continuing, it is generally accepted that spin polarized
capability, and can perform memory and logic functions.
current density larger than about lo7 A/cm2 is necessary to
Where only memory is required, however, two terminal
produce sufficient torque on a magnetic nano~articleand
electrical devices are applicable. Two terminal electrical
memory systems are functionally similar to magnetic 30 change its orientation, thus that several Milliamps are
dipoles which are set to one of two stable states by applirequired to flip regions in system fabricated by electroncation of magnetic fields, but they are set by application of
lithography of a typical size of lOOxlOO nm area. It is also
voltagelcurrent and are monitored by applying a current1
noted that as~metricresults occur when positive and negavoltage and reading a voltagelcurrent. Two terminal memory
tive currents are applied. Articles which provide insight to
devices include Giant magnetoresistive devices as well as 35 non-volatile memory devices which operate based on spin
transfer from electrons to set hysteretic resistance states are:
tunnel junction based magnetics.
"Magnetization Precession by Hot Spin Injection", Weber
Two terminal devices can operate based on a tunnel
et al., Science, 291, (2001) discloses experimental
magnetoresistance effect and can be comprise a sequence of:
results which demonstrate that electron spins experiferromagneticlinsulatorlferromagnetic;
ence a torque when going through a ferromagnetic
materials. The resistance across said sequence is determined 40
material. Following Newton's Third Law the electrons
by the relative magnetic alignment of two ferromagnetic
produce an opposite effect on the magnetic material and
layers. The effect is based in the ability of ferromagnetics to
can modify its magnetic orientation;
polarize spin in electric currents where Polarization (P) is
"A
New Twist for Magnetics", Ralph, Science, Vol. 291,
given by:
(February 2001), which describes that electric currents
45
can manipulate magnets not only by the well known
~=(n+-n-)/(n++n-);
effect of the translation motion of electrons, say
where n+ and n- are the number of conduction electrons
through a wire etc., but that the spin of electrons can be
with their spin parallel and anti-parallel, respectively. It is
beneficially used as well. This article describes that
noted that optimum magneto-electronic properties correelectrons first passed through a spin filter so that a flow
spond to a Polarization of 100%. One important candidate
thereof is populated predominately by electrons of the
for 100% spin polarization is Chromium Oxide. Articles
same spin, can specifically affect magnetic states on a
which show that CrO, demonstrates significant magnetoless than 1 micron dimension scale, whereas magnetic
resistance effects are:
field effects which are based on stray field effects decay
"Enhanced Intergrain Tunneling Magnetoresistance in 55
slowly with distance, thereby limiting packing density
Half-Metallic CrO, Films", Hwang et al., Science 278,
of dipoles which can be specifically controlled thereby,
(1998);
without affecting nearby dipoles. The use of electron
"Magnetoresistance of Chromium Dioxide Powder
spin then makes possible smaller memory cells, and for
Compacts", Coey et al., Phys. Rev. Lett., 80, (1998);
devices with dimensions of less than 100 nm, electron
spin becomes the dominate effect;
"Extrinsic Giant Magnetoresistance In Chromium (IV) 60
"Excitation of Spin Waves by an Electric Current",
Oxide, CrO,", Manoahran, Appl. Phys. Lett., 72
Slonczewski, J. Magn. Magn. Matter, 195, (1999);
(1998).
Additional known references which are relevant to non"Emission of Spin Waves by a Magnetic Multilayer
volatile memory devices which utilize stray magnetic fields
Traversed by a Current", Berger, Phys. Rev. B 54,
(1996);
generated by currents to switch resistance states include: 65
"Double Tunnel Junctions for Magnetic Random Access
"Excitation of a Magnetic Multilayer by an Electric
Memory Devices", Iomata et al., J. Appl. Phys., Vol.
Current", Tsoi et al., Phys. Rev. Lett 80, (1998);
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"Current-Induced Magnetization Reversal in Magnetic
Nanowires", Wegrowe et al., Europhys. Lett. 45,
(1999);
"Current-Induced Switching of Domains in Magnetic
Multilayer Devices", Myers et al., Science 285, (1999);
"Spin-Polarized Current Switching of a Co Thin Film
Nanomagnet", Albert et al., Appl. Phys. Lett. 77,
(2000);
"Spin-Polarized Current Induced Switching in ColCulCo
Pillars", Grollier et al., Appl. Phys. Lett. 78, (2001).
ic
Heide et
"Current-Driven Switching o f ~ a ~ n e tLayers",
al., Phvs. Rev. B, Vol. 63, (2001);
"Current-Driven Magnetic Switching in Manganite
Trilayer Junctions", Sun, J. of Magnetism and Magnetic Materials, 202 (1999);
"Current Hysteresis Due to Changes in Magnetization of
Magnetic Tunnel Junctions by Spin-Polarization
Current", Baranov, Europhys. Lett. 53 (5) (2001).
Agreat many papers report research into materials which
provide bi-stable memories. The following are representative:
"Current-Driven Insulator-Conductor Transition and
Nonvolatile Memory in Chromium-Doped SrTiO,
Single Crystals", Watanabe et al., J.App. Phys., Vol78,
No. 23, (June 2001), which describes non-volatile
memory comprised of Chromium doped SrTiO, single
crystals in which D.C. current flow induced reversible
insulator-conduction transition of up to five orders of
magnitude, and
"Reproducible Switching Effect in Thin Oxide Films for
Memory Applications", Beck et al., Appl. Phys. Lett.
77 (2000).
With the present invention in mind, a Search of Patents
provided:
U.S. Pat. No. 6,069,820 to Inomata et al. describes a Spin
Dependent Conduction Device. This Patent describes a
sequence of:
Tunnel Junction-Ferromagnetic
Layer-Tunnel Junction
wherein a ferromagnetic material is sandwiched between
tunneling junctions.
U.S. Pat. No. 5,841,692 to Gallagher et al. describes a
magnetic tunneling junction device with antiferromagnetically coupled pinned layer.
U.S. Pat. No. 5,650,958 to Gallagher et al. describes a
magnetic tunnel junction with controlled magnetic
response.
U.S. Pat. No. 5,966,012 to Parkin describes a Magnetic
tunnel junction device with improved fixed and free
ferromagnetic layers.
U.S. Pat. No. 5,089,991 to Matthews describes a nonvolatile memory cell which operates based on the Hall
effect.
U.S. Pat. No. 6,166,948 to Parkin et al. describes a magnetic
memory array with magnetic memory tunnel junctions.
U.S. Pat. No. 6,226,160 to Gallagher et al. describes a small
area magnetic tunnel junction devices with low resistance
and high magnetoresistance.
U.S. Pat. No. 6,215,695 to Ikeda describes a magnetoresistance element for application in memory.
U.S. Pat. No. 6,233,172 to Chen et al. describes a magnetic
element with dual magnetic states.
U.S. Pat. No. 5,856,897 to Mauri describes a self-biased
dual spin valve sensor.
U.S. Pat. No. 5,953,248 to Chen et al. describes a low
switching field magnetic tunneling junction for use in
high density arrays.
\

,

U.S. Pat. No. 6,215,696 to Tsuge describes a ferromagnetic
tunnel junction device and method for its forming.
U.S. Pat. No. 6,178,112 to Bessho et al. describes a ferromagnetic material split by a spacer which comprises a
5
magnetic material and a semiconductor material, the
magnetic state of which can be set by application of a
stimulus, such as a current flow.
Even in view of the cited references, there remains need
for improved non-volatile two-terminal bistable memory
10 svstems. and methods of sensing
states set therein.
u
DISCLOSURE OF THE INVENTION
The disclosed invention system can broadly be described
as comprising a functional combination of:
a two-terminal static memory cell comprised of at least
1s
two junctions between magnetic materials, which junctions demonstrate electron spin preference tunneling;
said memory cell being characterized in that application of a positive or negative D.C. voltage across the
20
two terminals thereof causes preferred spin electron
flow therethrough, thereby resulting in the setting of a
monitorable resistance state therein, the utility being
that at least two resistance states can be set by application of different polarity voltages; and
25
a means for sequentially applying D.C. state setting, and
D.C. or A.C. sensing voltageslcurrents, said means for
applying D.C. or A.C. sensing voltageslcurrents including means for monitoring D.C. or A.C. currentlvoltage.
Said disclosed invention two terminal memory cell is
30 formed from ferro-magnetic and antiferro-magnetic
materials, with the preferred ferro-magnetic and antiferromagnetic materials being CrO, and an insulator Cr,O,,
respectively, which CrO, and Cr,O, can both be formed by
oxidization of chromium to form Cr/CrO,(Cr,O,), or by
35 vacuum deposition, (eg. sputtering), etc. thereby providing
CrO,/Cr,O,/CrO, sequences.
Present invention two-terminal static memory cells enable
setting one or another stable state therein by the application
of a D.C. voltagelcurrent level of positive or negative
40 polarity across said two terminals thereof. The stable state
set is readable by application of a smaller A.C. or D.C.
voltagelcurrent in combination with monitoring current1
voltage level caused thereby. Note specifically that the
disclosed invention can be monitored by D.C. or A.C. a
45 current flow magnitude response to a small applied D.C. or
A.C. voltage, or by monitoring a D.C. or A.C. voltage
response to an applied small D.C. or A.C. current.
A method of the disclosed invention involves providing a
disclosed invention static memory cell as described above,
so then setting it into one or another stable state by the
application of a D.C. voltage level in a range of D.C.
voltages, and then monitoring or retrieving said set stable
state by application of an A.C. or D.C. voltage in combination with monitoring current flow level caused thereby. Of
ss course said method can include resetting the stable state and
repeating the described procedure. When an array of said
static memory cells are present and each is involved in
practice of the method, it should be appreciated that a digital
memory function, functionally essentially transparent to that
60 enabled by multiple dipole cell providing magnetic media, is
enabled.
The writing function can involve application of Pulse
Voltage which "Imprints" the cell, and said writing can
occur in as short a time as 100 nanoseconds in cells sized on
65 the order of 100 nm.
The disclosed invention can then be described as a two
terminal bistable memory cell comprising at least two high-
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spin polarization magnetic material junctions, said junctions
Said general method of setting and erasing memory can
further comprise, as an initial step, the heating of said two
being separated from one another by insulator, said two
terminal bistable memory cell to the Curie temperature of
terminal bistable memory cell demonstrating at least two
said at least two high-spin polarization magnetic material
stable hysteretic resistance states; said hysteretic resistance
states being set by application of positive or negative D.C. s comprising junctions to Prepare the system for use as a
device.
current flow therethrough, wherein the insulator is Cr203
This can be followed by lowering the temperature of the
and the high-spin polarization magnetic material junctions
two terminal bistable memory cell to below 250 degrees
are formed by contact with thereof with CrO,.
The disclosed invention can generally be described as a
A specific presently disclosed method of setting and
two terminal bistable memory cell comprised of at least two 10
monitoring memory, comprises the steps of:
high-spin polarization magnetic material junctions, each
a. providing a two terminal bistable memory cell comthereof being formed by ferromagnetic material in contact
prising at least two high-spin polarization magnetic
with the insulator. Further, said insulator material is typically
material junctions, said junctions being formed
formed to contain trap site defects, and in fact the presence
between CrO, and Cr203 in at least one sequence of
of trap site defects alters the resistance states achievable. IS
Cr021Cr2031Cr02, said two terminal bistable memory
Investigation of fabricated disclosed invention two termicell demonstrating at least two stable hysteretic resisnal bistable memory cells have shown that they are charactance states, said hysteretic resistance states being set
terized in that:
by application of positive or negative D.C. current flow
application of a voltage of about a millivolt or less across
therethrough;
one Cr021Cr2031Cr02 sequence causes change in zero 20
b. by applying a D.C. voltage across said series of at least
bias kilo-ohm range resistance of at least ten percent;
two junctions formed between CrO, and Cr203, causing a D.C. current to flow therethrough thereby setting
application of a magnetic field substantially cancels the
a resistive memory state in said memory cell;
difference in observed resistance states effected by
sequential application of positivelnegative or negative1
c. monitoring the resistance across said series of at least
2s
two of said at least two junctions formed between CrO,
positive D.C. current flow; and
and Cr203, by causing an A.C. or D.C. current to flow
heating the memory cell to a temperature in excess of the
therethrough.
Curie temperature of the magnetic material
Said presently disclosed specific method of setting and
re-establishes the memory cell capability to be set to
two stable hysteretic resistance states by application of 30 monitoring memory can further comprise the steps of:
causing a D.C. current to flow therethrough, thereby
positive or negative D.C. current flow therethrough.
setting a resistive memory state in said memory cell;
A general presently disclosed method of setting and
and
erasing memory comprising the steps of:
monitoring the resistance across said series of at least two
a, providing a two terminal bistable memory cell
of said at least two junctions formed between CrO, and
prising at least two high-spin polarization magnetic 3s
Cr203by flowing an A.C. or D.C. current therethrough;
material junctions, said junctions being separated from
wherein the D.C. current which sets the resistive memory
one another by insulator, said two terminal bistable
state which is at least an order of magnitude larger than is the
memory cell demonstrating at least two stable hysterresistance monitoring A.C. or D.C. current.
etic resistance states; said hysteretic resistance states
Said presently disclosed specific method of setting and
being set by application of positive or negative D,C, 40
monitoring memory can further comprise the step of:
current flow therethrounh:
u *
d. applying a magnetic field to said at least two high-spin
b. by applying a D.C. voltage across said series of at least
polarization magnetic material junctions to erase the
two high-spin polarization magnetic material comprismemory state set in step b.
ing junctions, causing a D.C. current to flow
Said presently disclosed specific method of setting and
therethrough, thereby setting a resistive memory state
monitoring memory can further comprise the steps of:
in said memory cell;
e. heating said junctions in said two terminal bistable
c. monitoring the resistance across said series of at least
memory cell to the magnetic material CrO, Curie
two of said at least two high-spin polarization magnetic
temperature
of about 400 degrees Centigrade;
material junctions by application of a resistance deterf. by applying a D.C. voltage across said series of at least
mining A.C. or D.C. current flow therethrough;
two junctions formed between CrO, and Cr203, causd. applying a magnetic field to said at least two high-spin
ing a D.C. current to flow therethrough thereby setting
polarization magnetic material junctions to erase the
a resistive memory state in said memory cell;
memory state set in step b.
g.
monitoring the resistance across said series of at least
Said general method of setting and erasing memory can
two junctions formed between CrO, and Cr203 by
further comprises the steps of:
flowing an A.C. or D.C. current therethrough.
e. heating said two terminal bistable memory cell to the
Said presently disclosed specific method of setting and
Curie temperature of said at least two high-spin polarerasing memory can comprise, as an initial step, the heating
ization magnetic material comprising junctions;
of said two terminal bistable memory cell to the Curie
f. by applying a D.C. voltage across said series of at least
temperature of said at least two junctions which comprise
two high-spin polarization magnetic material comprisCrO,.
ing junctions, causing a D.C. current to flow
ltiis to be understood that a multiplicity of presently
therethrough, thereby setting a memory state in said
disclosed conventional two terminal bistable memory cells
memory cell;
can be fashioned into an array and accessed as are conveng. monitoring the resistance across said series of at least 65 tional known arrays of two terminal bistable memory cells.
two of said at least two high-spin polarization magnetic
It is also to be understood that while Cr021Cr2031Cr02is,
material junctions.
described herein as comprising two junctions, namely Cr0,I
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Cr203 and Cr2031Cr02, the Cr021Cr2031Cr02 system is
often simply refered to as "a junction". There is no technical
distinction implied by the language adopted in this
Disclosure, but said language is adopted only to make clear
the Cr203 separates two regions of CrO, which are junctioned to it. from one another.
Finally, it is emphasized that while hysteretic resistance
states are set by applying voltage across the terminals of a
disclosed invention cell, spin polarized current caused to
flow through high-spin polarization magnetic material junctions is what is effective in setting of resistance states in a
disclosed inventions cell. Microstructural defect sites, field
ionization of electron traps as well as spin-transfer models
present explanation for the results achieved, Further, it is
noted that where Cr02/Cr203/Cr02systems are involved,
the basis of operation is believed to be based in that the
cr203comprises trap site defects, (eg, cr3+
cr4+),
each said traa site defect beinna comarised of at least two
domains, which "domains" are caused to be set either
parallel or antiparallel to one another depending on the
polarity of the applied D.C. hysteretic resistance setting
positive or negative polarity D.C. current flow. When the
trap site defect domains are caused to be aligned parallel by
application of the positive or negative polarity D.C. voltage,
one hysteretic resistance state is set, and where the trap site
defect domains are caused to be aligned anti-parallel by
application of the negative or positive D.C. voltage, the
other hysteretic resistance state is set.
For insight, it is noted that stray magnetic field nonvolatile memory devices are typically tunnel magnetoresistance systems, while spin transfer non-volatile memory
devices are typically comprised of multiple metallic layers.
The disclosed invention is a hybrid of the two in that tunnel
junctions are formed between non-insulator magnetic
material, (eg. CrO,), and trap defect containing insulator,
(eg. Cr203)'
The disclosed invention will be better understood by
reference to the Detailed Description Section of this Specification.

BRIEF DESCRIPTION OF THE DRAWINGS

5

FIG. 1 demonstrates a single sequence of a general
disclosed invention having two high-spin polarization magnetic material junctions (SP) separated by an insulator
(INS).
FIG, demonstrates the preferred single sequence of the
disclosed invention, indicating a region of Cr203 bounded
by junctions to Cr02 On either side thereof.
FIG. 3 shows a sequence of " N units ((Sl), (S2) . . . (Sn))
of the disclosed invention secluences of CrO,lCr,O,lCrO,.
'.
'.
\

10

,

' . >

15

demonstrates a 'ystem for setting a resistance state
in a
a
positive and negative
(VSS), and a switch (S1), as
as a
polarity
system for monitoring the resistance state set comprising a
(VSR), meter
and switch (S2).

L

20

FIG, 5 shows an
p~otoemission ( x p s ) spectrum
obtained from a disclosed invention fabrication via oxidation of chromium, N~~~ the indication of the presence of
peaks indicating the presence of both Cr021Cr203,
FIG. 6 shows disclosed invention Resistance vs. Negative
and Positive Bias Voltage, as a function of Temperature.

25

30

FIG. 7a shows disclosed invention Resistance vs. Bias
Current for a Cr021Cr2031Cr02 comprising two terminal
memorv, iunction device.
FIG. 7 b shows the results of FIG. 7a are canceled by
application of a Magnetic field.
FIG. 8 shows Conductance vs. Bias Voltage, indicating
resistive hysteresis for a Cr021Cr2031Cr02 comprising two
terminal memory junction device.

35

..

FIG. 9 shows Conductance vs. Time as a function of 100
nsec. applied resistive state setting pulses for a Cr021Cr2031
Cr02 comprising two terminal memory junction device,
FIG. 1 0 shows Conductance of a set state lifetime vs.
Time, as a function of Temperature for a Cr021Cr2031Cr02
comprising two terminal memory. .junction device.

SUMMARY OF THE INVENTION
-"
It is therefore a general objective andlor purpose of the
described invention to disclose two terminal bistable
DETAILED DESCRIPTION
memory cells comprising at least two high-spin polarization
Turning now to FIG. 1, there is demonstrated a single
magnetic material to insulator junctions, said junctions
being separated from one another by said insulator, said two 45 Sequence of a general disclosed invention having two highterminal bistable memory cells demonstrating at least two
spin polarization magnetic material junctions (SP) separated
stable hysteretic resistance states; said hysteretic resistance
by an Insulator (INS). FIG. 2 demonstrates the preferred
states being set by application of positive or negative D.C.
single sequence of the disclosed invention, indicating a
region of Cr203bounded by junctions to CrO, on either side
current flow therethrough.
It is a specific objective andlor purpose of the described so thereof. FIG. 3 shows a sequence of " N units ((Sl), (S2) .
invention to disclose two terminal bistable memory cells
. . (Sn), of the disclosed invention sequences of CrOzICrzO31
comprising at least two high-spin polarization magnetic
CrO,. Each "Cell" in FIGS. 1-3 is shown with Terminals
(TI) and (T2) Present.
material to insulator junctions, said junctions being separated from one another by said insulator, said two terminal
A memory array is comprised of a multiplicity of indibistable memory cells demonstrating at least two stable 55 vidually accessible cells such as shown in FIG. 1-FIG. 3,
hysteretic resistance states; said hysteretic resistance states
which are situated
to one another,
being set by application of positive or negative D.C. current
demonstrates:
flow therethrough; wherein the insulator is Cr203 and the
high-spin polarization magnetic material junctions are
a system for setting a resistance state in a Cell, via
formed by contact with thereof with CrO,, and in which said 60
Terminals (TI) and (T2), said system comprising a
insulator are present electron trap site defects.
source of positive and negative polarity D.C. voltage
(VSS), and a switch (Sl);
It is another objective andlor purpose of the described
invention to disclose that, while not limiting, junctions
as well as a system for monitoring the resistance state set
between Cr203 and CrO, can be formed by oxidation of
comprising an A.C. or
via Terminals (TI) and (n),
chromium or vacuum deposition etc.
65
D.C. voltage source (VSR), meter (M) and switch (S2).
Other objectives andlor purposes will become apparent by
(Note that Switch (S2) is shown to aid understanding of
a reading of the Specification and Claims.
function, and is actually not required).
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Typically the (VSS) + and - D.C. voltages will be between
specifically described, and should be limited in its breadth
and scope only by the Claims.
a about 50 millivolts and a volt, depending on if one or about
We claim:
10 disclosed invention sequences of Cr02/Cr203/Cr02are
1. A method of setting and erasing memory comprising
present in a Cell. That is, about a millivolt or less per
Cr02/Cr203/Cr02 sequence is provided by (VSS) to set s the Steps of:
a. providing a two terminal bistable memory cell cornresistance states thereof. The (VSR) source provides on the
prising at least two high-spin polarization magnetic
order of an order of magnitude lower A.C. or D.C. voltage.
material comprising junctions, said junctions being
FIG. 5 shows an X-ray photoemission (XPS) spectrum
separated from one another by insulator, said two
obtained from a disclosed invention fabricated via oxidation
memory
demonstrating at least
of chromium in an 0, atmosphere, Note the indication of the 10
two stable hysteretic resistance states; said hysteretic
presence of both Cr02/Cr203when the process is continued
resistance states being set by application of positive or
at 500 degrees Kelvin for three days. This shows that it is
negative D.C. current flow therethrough;
possible to fabricate Cr02/Cr203/Cr02cells at temperatures
compatible with those utilized in semiconductor fabrication
b' by
a D'C'
said at least two
high-spin polarization magnetic material comprising
procedures.
IS
junctions, causing a D.C. current to flow therethrough,
FIG. 6 shows disclosed invention Resistance vs. Negative
thereby setting a resistive memory state in said memory
and Positive Bias Voltage, as a function of Temperature for
cell;
a Cr02/Cr203/Cr02comprising two terminal memory juncc. monitoring the resistance across said series of at least
tion device.
said at least two high-s~inpolarization magnetic
FIG, 7a shows disclosed invention Resistance vs, Nega- 20
material comprising junctions by application of a resistive and Positive Bias Current for a Cr02/Cr203/Cr02
tance determining A.C. or D.C. current flow therecomprising two terminal memory junction device. FIG. 7 b
through;
shows the results of FIG. 7a are canceled by application of
d. applying a magnetic field to said at least two high-spin
a Magnetic field.
polarization magnetic material junctions to erase the
FIG, 8 shows conductance vs, ~~~~~i~~and positive ~i~~ 2s
memory state set in step b.
Voltage, indicating resistive hysteresis for a Cr02/Cr203/
2. A method of setting and erasing memory as in claim 1,
CrO, comprising two terminal memory junctions device.
which comprises as an initial step the heating of said two
FIG, 9 shows conductance vs, ~i~~ as a function of 100
a Curie temperature said
nsec. applied hysteretic resistance state setting pulses for a
c ~ o ~ /0
c ~/ c r o 2 comprising two terminal memory junc- 30 magnetic material in said at least two high-spin polarization
2 3
magnetic material comprising junctions.
tion device.
3. A
setting and erasing
as in
FIG. 10 shows Conductance of a set state lifetime vs.
which further
the steps
Time, as a function of Temperature for a Cr02/Cr203/Cr02
e. heating said two terminal bistable memory cell to a
comprising two terminal memory junction device. Note that
Curie temperature of the magnetic material of said at
increased temperature shortens the lifetime of the memory 35
retention.
least two high-spin polarization magnetic material
comprising junctions;
Again, it is to be understood that while Cr02/Cr203/Cr02
f. by applying a D.C. voltage across said series of at least
is described herein as comprising two junctions, namely
two high-spin polarization magnetic material comprisCr02/Cr203and Cr203/Cr02the Cr02/Cr203/Cr02system
ing junctions, causing a D.C. current to flow
is often simply refered to by those skilled in the art as "a 40
therethrough, thereby setting a memory state in said
junction". There is no technical distinction implied by the
memory cell;
language adopted in this Disclosure. Said language is
g. monitoring the resistance across said series of at least
adopted only to make clear the Cr203 separates two regions
two of said at least two high-spin polarization magnetic
of CrO, which are "junctioned" to it, from one another.
It is emphasized that, while applying voltage causes a 45
material comprising junctions.
4. A method of setting and erasing memory as in claim 1,
current to flow, it is current flow through high-spin polarization magnetic material junctions, (eg. Cr02/Cr203),
wherein the step of providing a two terminal bistable
which it is believed effects setting of resistance states in a
memory cell comprising at least two high-spin polarization
disclosed invention cell. Further, the resistance values are
magnetic material comprising junctions, involves providing
believed to be achieved by aligning domains to be parallel so junctions formed-between CrO, and Cr203 in a sequence of
Cr02/Cr203/Cr02.
or anti-parallel in the presence of trap site defects in the
insulator, (eg. Cr203).
5. A method of setting and erasing memory as in claim 4,
Having hereby disclosed the subject matter of the present
which comprises as an initial step lowering the temperature
invention, it should be obvious that many modifications,
of the two terminal bistable memory cell to below 250
substitutions, and variations of the present invention are ss degrees Kelvin.
possible in view of the teachings. It is therefore to be
* * * * *
understood that the invention may be practiced other than as

